MECHANISM OF CONTROLLING VOLTAGE IN CONVERTER SYSTEM USING CONCEPT OF THREE LEVEL INVERTERS

SRINIVAS DASAM¹ & B. V. SANKER RAM²

¹Associate Professor, Department of EEE, Pydah Engineering College, Kakinada, Andhra Pradesh, India
²Professor, Department of EEE, JNTUH, Andhra Pradesh, India

ABSTRACT

Mixture on inverter trading states is responsive and proposed for three-level inverter. In this paper for yet again to-back structure by consolidating five-level diode secured topologies we are proposing a novel Dc association altering technique. The figuring which we proposed here is the change of variable trading repeat control approach which was some time ago exhibited by system for three-level over to-back structure which depends on upon calculations of neighbouring capacitor voltages which focuses on three-level Dc interface framework to recognize the information about potential mixture in again to back center points. As stated by the above proposal, each one of the four capacitors in Dc join framework are effectively adjusting the voltage. In view of streamlining of trading hardships the proposed method has central focuses over the variable trading repeat. Watchword: Multi level Inverter voltage counterbalance.

KEYWORDS: Inverters, Control, Voltage, System

INTRODUCTION

Later day ’s medium voltage and high force requisitions are utilizing multilevel inverters which pulled in much as contrasted with past inverters. In this paper we utilized the most great around different multilevel designs called unbiased focus cinched (NPC) inverter otherwise called Three-level diode-braced inverter. Impacts of unbiased focus voltage unbalance and its different equalization control techniques are portrayed extravagantly [1]. Aggravation over voltage or under voltage excursions are for the most part brought on because of expansion in regenerative burden which happens when there is overemphasize on capacitors by Unbalanced Dc-Link. For which an animated front-close on top of composed control from lattice close and stack end to Dc-Link equalizing control [1]. We dissect transient and consistent state condition for the impact of capacitor voltage unbalance. To lessen the yield waveforms to two-level from typical three-level even under the least favourable conditions case we unbalance one capacitor by completely charging to full Dc-Link Voltage which brings about exchanging mechanisms and capacitors. We broadly investigated numerous framework parameters of three-level NPC inverter like quality of capacitance of capacitor, adjustment record, load force component and stack present by the impact of zero grouping voltage on the impartial focus variety and the reliance of Dc-connection voltage. The excess exchanging states are viably utilized for unbiased focus equalizing plans to braced inverters of the three-level impartial focus. Set up of impartial focus voltage unbalance the excess exchanging states are utilized then again to the aggregate unbalance in one exchanging cycle to zero [4-5]. Exhaustive examination of space vectors, beat design course of action with division of center locales for unbiased focus parity, NPC inverter, abides timings and even consonant disposal plan were tended to [5]. By successful use of appropriation of the repetitive voltage vectors and stage current extremity we can accomplish impartial focus voltage control. By looking after normal current drawn
from unbiased indicate the base we propose a control methodology [6-7]. Hysteresis control for Dc-join variety control and regular mode voltage disposal in an open close winding instigation engine nourished from two three-level inverters from either side is researched [8]. Proposal for Hysteresis control for Dc-join variety control and normal mode voltage end in an open close winding actuation engine sustained from two three-level inverters from either side is examined from impartial focus control with charge equalization and scientific demonstrating [9]. Ann based impartial focus self-voltage equalizing SVM with beat design course of action is examined for NPC inverter. It requires additional exchanging when reference vector changes part. [10]. In this paper we dispensed with the issue of necessity of additional exchanging at area changeover and accepted tentatively on numerical displaying and re-enactment comes about [11]. The SVM which we proposed in the paper uses excess exchanging states which have inverse impacts on Dc-Link capacitor voltage for the innovator voltage vector which surely have unbalancing impact on the capacitor voltages. So the use of excess exchanging states conquers the need for extra fittings for the capacitor voltage adjusting by not influencing the abide timing space vector over exchanging phase.

**Figure 1: Inverter of Multi Level**

By acknowledging unbiased focus voltage for different tweak record (Mi) and Dc-join voltages, inverter yield voltage, Current THD the execution of different SVM routines are executed. By acknowledging multi-level diode clasped topology the issue of capacitor awkwardness could be determined in two ways: first path by four full-wave span rectifier and by giving specific voltage level from a confined winding transformer with info Ac-side interconnected primary [1]; second path with a back-finish multi-level Dc-Ac converter to over to-back association of a front-end Ac-Dc multi-level converter. Where the first way is exceptionally not conceivable as size-wise and expense savvy and the second way is truly suitable since [3] with the back-close animated rectifier interfaced to a consistent frequency/voltage enter of the utility [4] or variable frequency/voltage include of the generator [5]. In all the three stages the front-end produces a voltage source inverter which is symmetrically and lopsidedly operable whereas the back-finish enhances the animated rectifier with force consider remedy on an information Ac-Side which achieves the utility criteria of consonant change

**MULTILEVEL INVERTER TYPE OF FLYING -CAPACITOR**

The topology was initially proposed by Meynard and Foch [14, 15, and 16]. The fundamental structural square outline of a stage leg capacitor-clasped inverter as indicated in Figure 2 where the circuit can likewise be called as flying capacitor inverter [1], [9], [10] which furnishes a five-level yield over An and N which has set of autonomous capacitors clipping the apparatus voltage to one capacitor voltage level. As contrasted with diode-clasped converter the three-level capacitor braced converter has more adaptability at voltage amalgamation. Acknowledging Figure 2 the voltage of the five-level stage leg a yield as for the unbiased focus n, VAN, might be incorporated by the accompanying switch combination.
Mechanism of Controlling Voltage in Converter System Using Concept of Three Level Inverters

Figure 2: Multilevel Inverter of Type Three-Level Capacitor-Clamped

As contrasted with diode-cinched converter the three-level capacitor clasped converter has more adaptability at voltage combination. Acknowledging Figure 2 the voltage of the five-level stage leg a yield regarding the nonpartisan focus n, VAN, can be integrated by the accompanying switch mixture.

1) For voltage $V_{AN} = V_{dc}/2$, turn on all upper switches $S_1$-$S_4$.

2) For Voltage level $V_{AN} = V_{dc}/4$, there are three combination
   a) $S_1, S_2, S_3, S_1''$ ($V_{AN} = V_{dc}/2$ of upper $C_4''$s – $V_{dc}/4$ of $C_1$);
   b) $S_2, S_3, S_4, S_4''$ ($V_{AN} = V_{dc}/4$ of $C_3''$s – $V_{dc}/2$ of lower $C_4''$s);
   c) $S_1, S_3, S_4, S_3''$ ($V_{AN} = V_{dc}/2$ of upper $C_4''$s -3 $V_{dc}/4$ of $C_3''$s + $V_{dc}/2$ of $C_2''$s)

3) For voltage $V_{AN} = 0$, there are six combination.
   a) $S_1, S_2, S_1'', S_2''$ ($V_{AN} = V_{dc}/2$ - $V_{dc}/2$)
   b) $S_3, S_4, S_3'', S_4''$ ($V_{AN} = V_{dc}/2$ - $V_{dc}/2$)
   c) $S_1, S_3, S_1'', S_3''$ ($V_{AN} = V_{dc}/2$ - 3 $V_{dc}/4$ + $V_{dc}/2$ - $V_{dc}/2$)
   d) $S_1, S_4, S_2'', S_3''$ ($V_{AN} = V_{dc}/2$ – $V_{dc}/3$ + $V_{dc}/4$)
   e) $S_2, S_4, S_2'', S_4''$ ($V_{AN} = V_{dc}/4$ - $V_{dc}/2$ + $V_{dc}/2$ - $V_{dc}/2$)
   f) $S_2, S_3, S_1'', S_4''$ ($V_{AN} = V_{dc}/4$ - $V_{dc}/4$ - $V_{dc}/4$ - $V_{dc}/2$)

4) For voltage $V_{AN} = -V_{dc}/4$, there are three combination
   a) $S_1, S_1'', S_2'', S_3''$ ($V_{AN} = V_{dc}/2$ - 3 $V_{dc}/4$)
   b) $S_4, S_2'', S_3'', S_4''$ ($V_{AN} = V_{dc}/4$ - $V_{dc}/2$)
   c) $S_3, S_1'', S_3'', S_4''$ ($V_{AN} = V_{dc}/2$ - $V_{dc}/4$ - $V_{dc}/2$)

5) For voltage $V_{AN} = -V_{dc}/2$, Turn on all lower switches $S_1''$-$S_4''$

Table 1: Operation Modes for Reference Voltage and Output Voltage

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Reference Voltage Range</th>
<th>Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode 1</td>
<td>$V_c \leq V_{ref} &lt; 2V_c$</td>
<td>$V_{dc}/2$ or $V_{DC}$</td>
</tr>
<tr>
<td>Mode 2</td>
<td>$0 \leq V_{ref} &lt; V_c$</td>
<td>0 or $V_{DC}$</td>
</tr>
<tr>
<td>Mode 3</td>
<td>$-V_c \leq V_{ref} &lt; 0$</td>
<td>$-V_{dc}/2$ or 0</td>
</tr>
<tr>
<td>Mode 4</td>
<td>$2V_c \leq V_{ref} \leq V_c$</td>
<td>$-V_{dc}$ or $-V_{DC}/2$</td>
</tr>
</tbody>
</table>
### Table 2: Output Voltage & Switching States

<table>
<thead>
<tr>
<th>Output Voltage</th>
<th>Switching Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>S1</td>
</tr>
<tr>
<td>VDC</td>
<td>ON</td>
</tr>
<tr>
<td>VDC</td>
<td>ON</td>
</tr>
<tr>
<td>0</td>
<td>ON</td>
</tr>
<tr>
<td>-VDC/2</td>
<td>OFF</td>
</tr>
<tr>
<td>-VDC</td>
<td>OFF</td>
</tr>
</tbody>
</table>

### THREE-LEVEL INVERTER

Think In Three-Level Neutral Point Clamped Inverter (NPCi) [12], the inverter leg „a” has a gathering of four Igbt sort of switches named as S1, S2, S3 and S4 which are hostile to parallel to four diodes named D1, D2, D3 and D4 where the Dc transport capacitor is isolated into two by giving a nonpartisan focus „n” as in Figure 3. The point when S2 and S3 switches turned on the yield terminal of the inverter is joined with unbiased focus utilizing cinching Diodes Dn1 and Dn2 where the voltage through every Dc capacitor is Vdc/2, which is about half to Dc-Link Voltage Vdc. Utilizing limited voltage qualities to C1 and C2 they might be charged or released by unbiased current which causes deviation in nonpartisan focus voltage. Contingent upon working state of NPC inverter the unbiased focus voltage Vn changes. An untimely flop of the exchanging units might happen when impartial focus voltage Vn changes too far which might reason to expand in symphonious for yield voltage of inverter.

As in Table [i] the working status of switches in Neutral Point Clamped Inverter might be spoken to. Exchanging state „p” means that the upper two switches in leg „a” are on and the inverter shaft voltage Va, which is in a perfect world +vdc/2, while „n” demonstrates that the bring down two switches direct, accelerating Va = -Vdc/2. Exchanging state „o” means that the inward two switches S2 and S3 are on and Va is clasped to zero through the clipping diodes. Any of one around two clamping diodes are tuned On hinging upon course of Load Current ia. Terminal „a” is associated with impartial focus „n” utilizing the conduction of Dn1 and S2 to a positive burden current (ia>0) drives Dn1 to On. Comparable to Switches like S2 and S4 the S1 and S3 are worked in correlative request. Utilizing three exchanging states No and P the inverter stage might be spoken to. By acknowledging all the three stages into record a combo of 27 exchanging states are there for inverters which is relating to 19 voltage vectors for Three-Level Neutral Point Clamped Inverter and position of vector in segment as in Figure 4.

![Figure 3: Clamped Inverter Topology of Three-Level Neutral-Point](image-url)
Voltage Vector can be spoken to by acknowledging all the three stages into record a fusion of 27 exchanging states are there for inverters which is relating to 19 voltage vectors for Three-Level Neutral Point Clamped Inverter and situation of vector in segment as in Figure 4. Voltage Vector could be arranged to four hinging upon size as Large vector (uL), Medium Vector (um), Small Vector (us) and Zero Vector (uo) where they differ relying upon extents like zero extent for Zero Vector, size of Vdc/3 for Small Vector where it has two exchanging states like P and N which might be characterized as P-Type and N-Type Vectors, greatness.

LOGICAL IMPLEMENTATION OF DC-LINK CAPACITOR VOLTAGE BALANCING

By utilizing open circle or shut circle construction numerous Space Vector Modulation Schemes (SVM) are proposed to Three-Level Neutral Point Clamped Inverter [11]. Over an examining time of time the abide time for a given modest vector is similarly circulated amidst N and P-Type exchanging states to diminish nonpartisan focus voltage deviation. Possibly one or two modest vectors around chose vectors are available for Nearest Three Vector (NTV) choice consistent with the triangular locales in which the reference vector Vreflies. Assuming that Vref is in 2 or 4 locale then NTV has one and only little vector in the event that it is in 1 or 3 the NTV has two little vectors which is shown in Figure 2.

7-Segment SVM or SVM-1

Seven-portion beat example will beat design game plan for area A1 when it is picked for each of the four locales in SVM-1 as demonstrated in Figure 4. Where it partitions abide time of one and only little vector in P-sort and N-sort out of two modest areas accessible in area 1 and 3. That is the explanation for why unbiased focus deviation is not minimized in SVM-1.

SVM-2

By upgrading the beat patten plan we can lessen unbiased focus voltage variety consistent with the area of locale. As in the Figure 5 we utilize two modest vectors to nonpartisan focus voltage control for locales 1 and 3 we utilization positive and negative successions of changed SVM beat design game plan for districts A1, A2, A3, and A4 of area A for one examining period and we utilize 6 negative succession (Neg_seq) beat examples are orchestrated in careful switch request of positive succession (Pos_seq) beat design and the other way around where they are exchanged on the other hand. In testing period Ts for changed SVM the amounts of exchanging for every stage have two in area 1, one or two in district.
3 and one in both 2 and 4. Where as in tried and true SVM for examining period Ts it requires two exchanging for every stage here Ts is the mix of arrangement of abide times of NTV. Close circle altered SVM with 7, 9 & 13-portion beat design plans and delta amendment in stay time is executed for enhanced impartial focus voltage stabilization. There are chances where presence of minor voltage in each exchanging arrangement whose stay times are separated to sub periods like P-Type and N-Type exchanging states. Acknowledging a situation where the abide time ds1p for us1p and ds1n for us1n, which is half/half part ordinarily, might be dispersed as.

\[ ds1 = ds1p + ds1n \]

Where \( ds1p \) and \( ds1n \) are given by

\[ ds1p = ds1 / (1 + \Delta t) \]
\[ ds1n = ds1 / (1 - \Delta t) \]

where \( -1 \leq \Delta t \leq 1 \) ....

\[ ds1 = dS1p + dS1n \]
\[ dS1p = ds1 / 2(1 + \Delta t) \]
\[ dS1n = ds1 / 2(1 - \Delta t) \]

Figure 5: Pulse Pattern Arrangement for Conventional Seven-Segment SVPWM in Region A1

By considering the DC capacitor voltage \( V_{ci} \) and \( V_{c2} \) the variation of NPV can be reduced simply adjusting the incremental time \( \Delta t \) in (1). The difference in the capacitor voltage \( \Delta V \) where, \( \Delta V = V_{C2} - V_{C1} \) is the input to the voltage balancing scheme. If \( \Delta V \) is greater than the maximum allowed DC voltage deviation \( \Delta V_m \) for some reasons, we can increase dwell time \( dS1p \) and decrease \( dS1n \) by \( \Delta t (\Delta t > 0) \) simultaneously for the inverter in an inverting mode. When the inverter is in converting mode a reverse action (\( \Delta t < 0 \)) has to be considered. Association of capacitors voltage difference and the incremental time interval \( \Delta t \) is summarized in table [2].

Figure 6: Pulse Pattern Arrangement of SVM-2 in Sector A
RESULTS

By acknowledging research centre model of diode clasped 3-level inverter the test effects were computed where a Dc-Link Voltage of 100 volts and Dc-Link capacitance of 2200uf and for Inductive Load a Resistance of 10ohm and inductance quality of 160mh are utilized as. What’s more yield waveform nature of Three-Level Inverter at Mi worth of 0.8 is produced as demonstrated in Figure 8. Consonant range reveled that higher even request symphonious segments builds voltage and current THD because of expansive unbalance in Dc-join voltages. The stage voltage THD versus Mi for SVM-1 and SVM-2 are plotted in Figure 9. Where the stay time of modest vector could be diminished at Mi worth of 0.866. By part little vector the Dc-Link voltage equalizing comes to be wasteful. The proposed plan is more productive and successful to control in areas of 1 and 3 where in which two little vectors are spitted in beat design game plan for Dc-Link equalizing control. Where as in locale 2 and 4 stand out modest vector is spitted in beat design game plan for Dc-Link adjusting control. In the proposed the Npv is regulated beneath most extreme specified quality as contrasted with Dc-Link voltage for SVM-1. Furthermore in proposed plan the Npv of SVM-2 is equivalently low to Npv of SVM-1.

![Figure 7: Sine Triangle PWM for Split Natural Balancing](image7.png)

![Figure 8: Output Waveform Quality of the 3-Level Inverter (Capacitor Voltage VCA at PF=0.9)](image8.png)

![Figure 9: Shows Plot of Phase Voltage THD versus MI for SVM-1 and SVM-2 (Capacitor Voltage VCB at PF=0.9)](image9.png)
CONCLUSIONS

By recognizing Three-Level Diode Clamping we inspected the Dc-Link voltage altering arrange, and dismembered the behaviour of Dc-Link Voltage control direct on SVM-1, SVM-2 examples and on proposed arrangement. Using clear control system like redundant space vectors, their sequencing, and an aspect of their responsibilities cycle we proposed the close round arrangement. To reduce the upkeep and volume we used single front end rectifier with decreased rating Dc-Link capacitor. By recognizing some Dc-Link Voltages and Modulation Index (Mi) we surveyed distinctive plots in regards to Npv diminish, Inverter yield voltage THD and Current THD. The arrangement which is proposed in this paper decreases the Neutral Point Voltage distinguishing significant consonant hardship minimization and satisfactory voltage modifying control which gives trustworthy life for Dc-Link capacitor

REFERENCES


